Synthesis of the Motor Controller

The Flow of Asic design is

1. RTL Description
2. Simulation and testing of functionality
3. Synthesis of netlist using RTL Compiler
4. Verification of resultant netlist

The HDL Description of the motor controller is available. The next step is to synthesize it to a netlist made up of the standard cells.

The library used is the osu025_stdcells.lib

The HDL files for the motor controller are read by the RTL Compiler. The following lines are added to a tcl file which is then sourced from the RTL Compiler

File : rtl.tcl

set_attribute lib_search_path /path_to/cadence/local/osu_soc_v2.7/cadence/lib/tsmc025/signalstorm
read_hdl -vhdl  ../HDL/motor_controller.vhd (location of motor controller)
elaborate
synthesize -to_mapped
write -mapped > motor_controller.v
write_script > script

This script was edited and sourced in the RTL compiler to synthesize the motor controller for verification. Note: no optimization parameters are specified.



as you can see the synthesis should succeed without errors. The resultant netlist is available in motor_controller.v. The next step is verification of the functionality of the netlist. This is done by porting the netlist to a schematic version in spectre and simulation using analog environment.

The netlist is imported to encounter and after generating a placed and routed layout without violations, it is saved as a gds2 file. The detailed procedure is given HERE

The GDS2 is ported into ICFB using a script provided by cadence and the schematic view is generated.


The schematic is simulated using the analog environment for verifying the netlist. The method of simulation done was load a control word into the motor controller and see the output. The control word loaded is 00110011 which means both the motors are moved forward by 3 steps, The waveforms are as follows


It can be seen that indeed both the motors shift in the right direction for 3 steps after which the control word is again loaded in by the user. The netlist is verified to be functionally correct. But the LVS do not match.

One main reason DRC fails is because of presence of labels for pins. Deleting the labels for the pins removed all DRC errors. LVS still failed to match. Was not able to look into the reasons for the want of time.

Abishek Ramdas
NYU Poly

Comments

Post a Comment

Popular posts from this blog

Setting up atalanta ATPG to work on Linux

Atalanta is an ATPG tool that is used to generate test patterns for combinational circuits. atalanta is a windows executable file. I am using Atalanta ATPG tool to generate the test patterns required for generating the Transition fault Test patterns RUNNING ATALANTA (LINUX) You need to have WINE installed to run windows executable binary. Created a symbolic link in the usr/bin to the atalanta.exe, name of the link s atalanta. (not necessary if you do not have root privilages) chmod u+x /place/atalanta/atalanta.exe cd /usr/bin sudo ln -s /place/atalanta/atalanta.exe ./atalanta COMMAND TO RUN ATALANTA atalanta [option] filename //put this in a shell script
Read more

Sparse matrix - 3 tuple representation

//program to 3-tuple representation #include<stdio.h> #include<unistd.h> #define SIZE 3000; void main() { int a[5][5],row,columns,i,j; printf("Enter the order of the matrix(5*5)"); scanf("%d %d",&row,&columns); printf("Enter the element of the matrix\n"); for(i=0;i<row;i++) for(j=0;j<columns;j++) { scanf("%d", &a[i][j]); } printf("3-tuple representation"); for(i=0;i<row;i++) for(j=0;j<columns;j++) { if(a[i][j]!=0) { printf("%d %d %d", (i+1),(j+1),a[i][j]); } } getchar(); }
Read more

Generating 16k ROM using Xilinx IP COREGEN and simulating it in modelsim

The instruction ROM is an IP Core. so before interfacing with the open8, it has to be generated. The method of generating and simulating a ROM Xilinx IP Core is described here. FIND ALL THE FILES HERE 1. app.coe (the initialization file) 2. rom_16k_core.vhd 3. rom_16k_core.vho 4. rom_16k_core.xco 5. top_level.vhd 6. do_memgen.do Creation of the ROM Xilinx 10.1 1. open ISE 2. create a new project 3. tools -> core generator(12.1) (or right click on the device and add a new file 10.1) 4. In the IP catalog -> Memory and storage elements -> RAM and ROM 5. double click on block memory generator, A new window opens 6. In the new window select single port ROM click next, Write first mode 7. Select Read Width = 8 and Read Depth = 16384 for 16K ROM -> next 8. The output ports are unregistered, load initialization COE if required -> next 9. No need to use the Reset pin -> next 10. Generate. (takes a little time then shows successfully generated) This...
Read more