Setting up atalanta ATPG to work on Linux

Atalanta is an ATPG tool that is used to generate test patterns for combinational circuits. atalanta is a windows executable file. I am using Atalanta ATPG tool to generate the test patterns required for generating the Transition fault Test patterns


RUNNING ATALANTA (LINUX)
You need to have WINE installed to run windows executable binary.
Created a symbolic link in the usr/bin to the atalanta.exe, name of the link s atalanta. (not necessary if you do not have root privilages)

chmod u+x /place/atalanta/atalanta.exe
cd /usr/bin
sudo ln -s /place/atalanta/atalanta.exe ./atalanta

COMMAND TO RUN ATALANTA
atalanta [option] filename
//put this in a shell script

Comments

  1. Indian EducationAugust 16, 2013 at 6:29 AM

    Hi

    I am new to ATLANTA. I tried all steps mentioned, still not able to install. Request your support here

    ReplyDelete
  2. Abishek RamdasAugust 16, 2013 at 11:26 AM

    Hi, What is the error message you get? AR

    ReplyDelete
  3. MOHANABARATHYFebruary 23, 2015 at 1:25 AM

    HI
    can we find the faulty output response for a circuit in the presence of particular faults . if yes, tell me the command used for it

    ReplyDelete
  4. learningprocessOctober 26, 2018 at 12:10 AM

    make command not respond - is not recognized as an internal or external command operable program or batch file

    ReplyDelete
  5. UnknownMarch 17, 2021 at 11:31 PM

    Hii
    I am using atalanta atpg in ubuntu. After making the atalanta for taking output, give atalanta c17.bench. It shows atalanta command not found.

    ReplyDelete
  6. Priyajit BhattacharyaOctober 17, 2022 at 7:24 AM

    hi,
    How to input test paterns in atlanta and run those test vectors for fault simulation

    ReplyDelete

Post a Comment

Popular posts from this blog

Generating 16k ROM using Xilinx IP COREGEN and simulating it in modelsim

The instruction ROM is an IP Core. so before interfacing with the open8, it has to be generated. The method of generating and simulating a ROM Xilinx IP Core is described here. FIND ALL THE FILES HERE 1. app.coe (the initialization file) 2. rom_16k_core.vhd 3. rom_16k_core.vho 4. rom_16k_core.xco 5. top_level.vhd 6. do_memgen.do Creation of the ROM Xilinx 10.1 1. open ISE 2. create a new project 3. tools -> core generator(12.1) (or right click on the device and add a new file 10.1) 4. In the IP catalog -> Memory and storage elements -> RAM and ROM 5. double click on block memory generator, A new window opens 6. In the new window select single port ROM click next, Write first mode 7. Select Read Width = 8 and Read Depth = 16384 for 16K ROM -> next 8. The output ports are unregistered, load initialization COE if required -> next 9. No need to use the Reset pin -> next 10. Generate. (takes a little time then shows successfully generated) This
Read more

Sparse matrix - 3 tuple representation

//program to 3-tuple representation #include<stdio.h> #include<unistd.h> #define SIZE 3000; void main() { int a[5][5],row,columns,i,j; printf("Enter the order of the matrix(5*5)"); scanf("%d %d",&row,&columns); printf("Enter the element of the matrix\n"); for(i=0;i<row;i++) for(j=0;j<columns;j++) { scanf("%d", &a[i][j]); } printf("3-tuple representation"); for(i=0;i<row;i++) for(j=0;j<columns;j++) { if(a[i][j]!=0) { printf("%d %d %d", (i+1),(j+1),a[i][j]); } } getchar(); }
Read more