OpenSPARC - Beginners Introduction - Abishek Ramdas

Here I briefly describe the documents that are important if you are starting with opensparc for the first time. I have added the description of the important folders. 

If you are trying to do synthesis, regression, diag tests read the OpenSPARC DV GUIDE. Most important resource.

IMPORTANT DOCUMENTS IN THE RUNNING OF RXIL
    1. README: file :This file must be read initially and specifies the values to the environment variables that are to be sourced.
    2. OpenSPARCT1.bash (or) OpenSPARCT1.csh : script : are the scripts where the environment variables are actually initialized. Depending on your shell, one of these files are modified and sourced.
    3. Xilinx12.1.sh: script :This script is used to initialize the locations of the xilinx tools that are required to run rxil and create NGC and V files. Commnet out lines that are not required by you.
    4. Rxil: script : it is a script that check the env variables set in the OpenSPARCT1.bash file and executes a perl script OpenSPARCT1/tools/perlmod/rxil1.2

Different folders description
NOTE: This description has a number of folders that are created after the successful running of rxil script. Only the documents that are required in rxil are mentioned here. Working details and interrelation of only a few folders are provided.


    1. OpenSPARC/design/sys/xst : folder : contains the xst files of the different devices supported by opensparc. It also contains a block_list file. This file has the different modules that are to be synthesised (OpenSPARC/design/sys/xst/block.list)
    2. OpenSPARCT1/design/sys/iop : folder : contains the modules that are speicifed in the block list.
        It also has a number of modules that are not specified in the blocklist. These modules are used by the modules specified in the blocklist for their implementation.
    3. OpenSPARCT1/design/sys/iop/*module in blk list*/xst : folder : example
        /home/abishek/OpenSPARCT1/design/sys/iop/ccx/xst :
        1. contains a folder in the name of the device that is selected ex XC4VLX200. This folder is the working folder for the module under consideration. It contains a copy of the flist file of the module. Flist files are described below.
        2. *module in blk list*.flist : ex ccx.flist : file : contains the list of modules that are utilized in the functioning of this module. Contains the relative locations of the verilog files of the modules.
        3. Device#.xst : file : this is the xst file of the device under consideration. It is created after running the rxil script successfully. It is copied from the above mentioned OpenSPARC/design/sys/xst folder and modified to suit the needs of the block that is under consideration.

Hope this was useful :)

Abishek Ramdas
NYU Poly

Comments

Post a Comment

Popular posts from this blog

Setting up atalanta ATPG to work on Linux

Atalanta is an ATPG tool that is used to generate test patterns for combinational circuits. atalanta is a windows executable file. I am using Atalanta ATPG tool to generate the test patterns required for generating the Transition fault Test patterns RUNNING ATALANTA (LINUX) You need to have WINE installed to run windows executable binary. Created a symbolic link in the usr/bin to the atalanta.exe, name of the link s atalanta. (not necessary if you do not have root privilages) chmod u+x /place/atalanta/atalanta.exe cd /usr/bin sudo ln -s /place/atalanta/atalanta.exe ./atalanta COMMAND TO RUN ATALANTA atalanta [option] filename //put this in a shell script
Read more

Generating 16k ROM using Xilinx IP COREGEN and simulating it in modelsim

The instruction ROM is an IP Core. so before interfacing with the open8, it has to be generated. The method of generating and simulating a ROM Xilinx IP Core is described here. FIND ALL THE FILES HERE 1. app.coe (the initialization file) 2. rom_16k_core.vhd 3. rom_16k_core.vho 4. rom_16k_core.xco 5. top_level.vhd 6. do_memgen.do Creation of the ROM Xilinx 10.1 1. open ISE 2. create a new project 3. tools -> core generator(12.1) (or right click on the device and add a new file 10.1) 4. In the IP catalog -> Memory and storage elements -> RAM and ROM 5. double click on block memory generator, A new window opens 6. In the new window select single port ROM click next, Write first mode 7. Select Read Width = 8 and Read Depth = 16384 for 16K ROM -> next 8. The output ports are unregistered, load initialization COE if required -> next 9. No need to use the Reset pin -> next 10. Generate. (takes a little time then shows successfully generated) This
Read more

Sparse matrix - 3 tuple representation

//program to 3-tuple representation #include<stdio.h> #include<unistd.h> #define SIZE 3000; void main() { int a[5][5],row,columns,i,j; printf("Enter the order of the matrix(5*5)"); scanf("%d %d",&row,&columns); printf("Enter the element of the matrix\n"); for(i=0;i<row;i++) for(j=0;j<columns;j++) { scanf("%d", &a[i][j]); } printf("3-tuple representation"); for(i=0;i<row;i++) for(j=0;j<columns;j++) { if(a[i][j]!=0) { printf("%d %d %d", (i+1),(j+1),a[i][j]); } } getchar(); }
Read more