Virtual Simulation using NAOSIM



NAOSIM  
NAOSIM is used to simulate the NAO in a virtual environment. Make sure NAOSIM, CHOREOGRAPHE, NAOQI are installed.

Setting up NAOSIM and CHOREOGRAPHE
1.     Launch CHOREOGRAPHE
2.     Launch NAOSIM
3.     In NAOSIM click on the start button (the play button) to start the virtual NAO
4.     In CHOREOGRAPHE, click connect and select the local NAO which has the name of the computer

Handling objects in NAOSIM
1.     Open the NAOSIM window
2.     Click on view – objects
3.     Select an object and click on the location where you want the object to be placed.
4.     You can rotate, move and resize the object using the icons that are present on the NAOSIM toolbar
5.     To delete an either select the object and press delete key (Fn+backspace in Mac) or go to view – explorer and select the object and press the delete key (Fn+bakcspace in Mac).

Testing behavior in NAOSIM
1.     Create a behavior in CHOREOGRAPHE  (example endless walk inside motion in the box library)
2.     Start the simulation
3.     You can see NAO performing the behavior in the NAOSIM window
4.     To stop the simulation, click on the stop button in the CHOREOGRAPHE window and not the NAOSIM.
5.     If you click on the stop button in the NAOSIM window, the connection with CHOREOGRAPHE gets terminated and you need to connect again.
6.     You can see what NAO is seeing using view – camera

Errors
Errors: Some times NAOSIM shows an blank window as shown in fig.

Solution
This is due to zooming in too close or a bug in NAOSIM, you can work around it by
1.     Click view – explorer
2.     Click on an item in the list
3.     Press F key
4.     The window focus is on the item selected which fixed the issue

Comments

Post a Comment

Popular posts from this blog

Setting up atalanta ATPG to work on Linux

Atalanta is an ATPG tool that is used to generate test patterns for combinational circuits. atalanta is a windows executable file. I am using Atalanta ATPG tool to generate the test patterns required for generating the Transition fault Test patterns RUNNING ATALANTA (LINUX) You need to have WINE installed to run windows executable binary. Created a symbolic link in the usr/bin to the atalanta.exe, name of the link s atalanta. (not necessary if you do not have root privilages) chmod u+x /place/atalanta/atalanta.exe cd /usr/bin sudo ln -s /place/atalanta/atalanta.exe ./atalanta COMMAND TO RUN ATALANTA atalanta [option] filename //put this in a shell script
Read more

Sparse matrix - 3 tuple representation

//program to 3-tuple representation #include<stdio.h> #include<unistd.h> #define SIZE 3000; void main() { int a[5][5],row,columns,i,j; printf("Enter the order of the matrix(5*5)"); scanf("%d %d",&row,&columns); printf("Enter the element of the matrix\n"); for(i=0;i<row;i++) for(j=0;j<columns;j++) { scanf("%d", &a[i][j]); } printf("3-tuple representation"); for(i=0;i<row;i++) for(j=0;j<columns;j++) { if(a[i][j]!=0) { printf("%d %d %d", (i+1),(j+1),a[i][j]); } } getchar(); }
Read more

Generating 16k ROM using Xilinx IP COREGEN and simulating it in modelsim

The instruction ROM is an IP Core. so before interfacing with the open8, it has to be generated. The method of generating and simulating a ROM Xilinx IP Core is described here. FIND ALL THE FILES HERE 1. app.coe (the initialization file) 2. rom_16k_core.vhd 3. rom_16k_core.vho 4. rom_16k_core.xco 5. top_level.vhd 6. do_memgen.do Creation of the ROM Xilinx 10.1 1. open ISE 2. create a new project 3. tools -> core generator(12.1) (or right click on the device and add a new file 10.1) 4. In the IP catalog -> Memory and storage elements -> RAM and ROM 5. double click on block memory generator, A new window opens 6. In the new window select single port ROM click next, Write first mode 7. Select Read Width = 8 and Read Depth = 16384 for 16K ROM -> next 8. The output ports are unregistered, load initialization COE if required -> next 9. No need to use the Reset pin -> next 10. Generate. (takes a little time then shows successfully generated) This...
Read more