Synthesizing the entire OpenSPARCT1 processor using design-vision (design compiler)



If we are required to find area information or the routing information of the entire processor (with all 8 cores etc) we have to manually compile the flattened netlist file with the top level file of the processor. The procedure is described here.

The top level module for OpenSPARCT1 is “iop.v” located at design/sys/iop/rtl

Synthesize the whole processor using design vision
I need the area information of the processor with all 8 cores

1. Run rsyn to generate all the flattened netlist - how?
2. collect all the flattened netlist file in a folder

File: file_collect.sh
Location ~/opt/OpenSPARCT1/flat_files

cd /home/ar2654/opt/OpenSPARCT1/design/sys/iop
for FILE in $(find . -type f | grep -e "flat")
do
echo "cp ${FILE} /home/ar2654/opt/OpenSPARCT1/flat_files"
cp ${FILE} /home/ar2654/opt/OpenSPARCT1/flat_files
done

3. The top level file for the entire OpenSPARC chip is present in design/sys/iop/rtl and is called iop.v.
The processors and their connections are instantiated in this file.
This file does not instantiate the processors or other modules because of "ifdef" conditions (look inside iop.v)
We need to define our requirements (number of processors required, other hardware required) and I defined them in iop.h (design/sys/iop/include)

For example to instantiate all 8 SPARC cores, we need to add the following lines in iop.h
`define RTL_SPARC0 1
`define RTL_SPARC1 1
.
.
.
`define RTL_SPARC7 1

Other ifdef conditions are present in iop.v. In my case I defined everything to be 1.
alternatively you can remove the ifdef conditions in iop.v

4. This modified top level file (iop.v) file is added to the flat_files folder
5. design_vision is started inside a working directory,
6. The configuration synopsys_dc.setup script is run – sample dc_script file
7. Analyze all the files that are there in the flat_files folder (File -> Analyze)
8. Elaobrate the design with OpenSPARCT1 as the top module. (File -> Elaborate)
If there are unresolved references other than the memory modules (bw_r*), find those modules and add them to the flat_files folder.
Analyze the unresolved references and elaborate until references to memory modules only remain
9. Compile Design to generate the area information

Comments

Post a Comment

Popular posts from this blog

Setting up atalanta ATPG to work on Linux

Atalanta is an ATPG tool that is used to generate test patterns for combinational circuits. atalanta is a windows executable file. I am using Atalanta ATPG tool to generate the test patterns required for generating the Transition fault Test patterns RUNNING ATALANTA (LINUX) You need to have WINE installed to run windows executable binary. Created a symbolic link in the usr/bin to the atalanta.exe, name of the link s atalanta. (not necessary if you do not have root privilages) chmod u+x /place/atalanta/atalanta.exe cd /usr/bin sudo ln -s /place/atalanta/atalanta.exe ./atalanta COMMAND TO RUN ATALANTA atalanta [option] filename //put this in a shell script
Read more

Sparse matrix - 3 tuple representation

//program to 3-tuple representation #include<stdio.h> #include<unistd.h> #define SIZE 3000; void main() { int a[5][5],row,columns,i,j; printf("Enter the order of the matrix(5*5)"); scanf("%d %d",&row,&columns); printf("Enter the element of the matrix\n"); for(i=0;i<row;i++) for(j=0;j<columns;j++) { scanf("%d", &a[i][j]); } printf("3-tuple representation"); for(i=0;i<row;i++) for(j=0;j<columns;j++) { if(a[i][j]!=0) { printf("%d %d %d", (i+1),(j+1),a[i][j]); } } getchar(); }
Read more

Generating 16k ROM using Xilinx IP COREGEN and simulating it in modelsim

The instruction ROM is an IP Core. so before interfacing with the open8, it has to be generated. The method of generating and simulating a ROM Xilinx IP Core is described here. FIND ALL THE FILES HERE 1. app.coe (the initialization file) 2. rom_16k_core.vhd 3. rom_16k_core.vho 4. rom_16k_core.xco 5. top_level.vhd 6. do_memgen.do Creation of the ROM Xilinx 10.1 1. open ISE 2. create a new project 3. tools -> core generator(12.1) (or right click on the device and add a new file 10.1) 4. In the IP catalog -> Memory and storage elements -> RAM and ROM 5. double click on block memory generator, A new window opens 6. In the new window select single port ROM click next, Write first mode 7. Select Read Width = 8 and Read Depth = 16384 for 16K ROM -> next 8. The output ports are unregistered, load initialization COE if required -> next 9. No need to use the Reset pin -> next 10. Generate. (takes a little time then shows successfully generated) This...
Read more