Posts

Showing posts with the label PROJECTS

Biological Sequence Alignment using Parallel Prefix Algorithm implemented using FPGA

Project Documentation Introduction Important Terms Needleman-Wunsch Algorithm Parallel Prefix Algorithm Parallel Prefix Methodology VHDL Implementation Data Path Salient Features Model Calculations Download source code Hope this helps you as much as you have helped me. Abishek

INDEX - Obstacle avoidance

OBSTACLE AVOIDANCE SOC - Layer 0 of subsumption architecture (PROJECT) INDEX Introduction Interface between open8 and memory Modification to open8 core to interface with the memory Motor controller top level diagram Motor controller operation  Motor controller to CPU interrupt interface Synthesis and verification of Motor controller   Interfaced Design SOC Encounter for automated layout generation This project is put over here as a reference for people to understand the ASIC design flow using Cadence tools. Abishek Ramdas NYU Poly